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1.  Introduction 
Strongly correlated electron systems are 
attractive candidates for future nano-electronic 
devices, such as Mott transition field effect 
transistors [1-3]. Nanocrystals (NCs) acting as 
the artificial lattice systems would be one of the 
candidate materials to attain the Mott 
metal-insulator transition [4-5]. The Si 
nanocrystals (SiNCs) with a few nanometer 
diameters are of the great interest in the 
development of such kinds of devices for 
integrated circuit applications. However, the 
basic transport properties of the three 
dimensional random network formed by the NCs 
are not completely understood, yet. 
In this work, carrier transport characteristics in 
the size controlled SiNCs have been investigated 
through thin film transistor structures. Under the 
modulation of gate voltage (Vg), transport 
mechanism has been discussed based on the 
experimental results that conductance show the 
temperature and voltage dependence.   
        
2.  Fabrication  Process  
Figure 1 (a) shows the structure of the SiNCs 
thin film transistor. Fabrication processes are as 
follows: SOI wafers with original SOI thickness 
of 100 nm and the buried-oxide (BOX) layer 
thickness of 200 nm were used to start fabrication 
processes. Firstly, the SOI layer was thermally 
oxidized and phosphorus ion implanted (10
19 
cm
-3). After ion-implantation, drive-in process at 
a temperature of 1100 
0C was conducted to 
activate the dopants. An Oxide protection layer 
for implantation damage was removed after 
drive-in process. Interdigital electrodes 
(Twenty-pairs of fingers form 39 channels. Each 
channel width Wi is 20 μm, length L 150 nm.) 
were formed by using electron beam lithography, 
as shown in Fig.1 (b). The electron cyclotron 
resonance reactive ion etching was conducted to 
transfer the lithographically defined pattern to the 
SOI layer with a thickness of 50nm. After etching, 
size controlled Si nanocrystals with thickness of 
250nm, were deposited on substrates at room 
temperature by Very High Frequency (VHF) 
plasma deposition of SiH4 in a plasma cell [6]. 
The size of SiNCs measured in this work is 8~10 
nm in diameter as shown in Fig.1 (c) and SiNC 
density is about 10
18 cm
-3. Each SiNC is covered 
by an SiO2 shell, 1~1.5 nm in thickness, formed 
by natural oxidation. The SiO2, with 200 nm in 
thickness, was deposited on SiNC layer as a 
protection layer. Aluminum (Al) was chosen to 
make metal/semiconductor contacts through 
evaporation methods.   
 
3.  Results  and  Discussion  
  Measurement results of the drain current-gate 
voltage (Ids-Vds)  for different values of gate 
voltage (Vg) at room temperature exhibit the 
non-linear characteristics. Through measuring the 
structure of Al/n
+-Si/Al, as shown in the inset of 
Fig.2 (a), SiNCs covered by SiO2 shell are 
supposed to be responsible for the non-linear I-V 
characteristics as shown in Fig.2 (a). Compared 
with the structures of Al/SiNC/Al, devices 
fabricated by using SOI layers as electrodes show 
the lower contact resistance, as shown in Fig.2 
(b). The SiNCs used in these two devices for the 
comparison are deposited under the same 
conditions. In addition, transport mechanism 
under the modulation of Vg has been investigated 
through the I-V characteristics. The conductance 
exhibits exponential dependence on V
1/2
ds with 
different slopes in the region (A) and (B), shown 
in Fig.3 (a). By extrapolating conductance to V=0, 
barrier heights of traps caused the field enhanced 
detrapping in each Vds region have been gained, 
shown in Fig.3 (b). At the beginning, most 
carriers are trapped at ETA (147 meV) due to the 
carriers are prefer to be trapped at the relatively 
deeper traps. With Vds increasing, more carriers 
will be injected into the channels, which are 
formed by Si core and SiO2 shell multiple tunnel 
junctions. Supposing the total number of the trap 
sites at ETB (103 meV) is larger than that of ETA, 
more traps will be filled at ETB  with further 
increasing  Vds  because of the empty trap sites 
number decreasing at ETA.  Thus, with further 
increasing  Vds, the relatively shallow traps ETB 
begin to dominate the detrapping process. The 
trapped carriers will form space charge areas 
influence the field distribution. It is responsible 
for the phenomenon that increasing Vds makes the 
slopes of V
1/2
ds dependence of conductance 
change. In addition, the hole mobility is 
evaluated by the expression of 
μ=gm(L/W)/(CGVDS), through measuring Ids-Vg. 
Here,  CG is capacitance per unit area of gate 
oxide and gm transconductance. Mobility shows 
Poole-Frenkel type transport for temperature and 
voltage, as shown in Fig.4 (a) and (b). Carriers 
transport occurs mainly by hopping between 
adjacent localized states which are induced by the 
disorder.  
 
4. Conclusion 
  We have investigated the lateral conduction of 
SiNC thin films through thin film transistor structures as functions of temperature and voltage. 
Device performance has been improved by using 
highly doped SOI layer as electrodes. Under the 
modulation of Vg, two kinds of shallow traps 
dominating the detrapping process have been 
found. In addition, values of the mobility 
exhibiting Poole-Frenkel type dependence on 
temperature and voltage has also been observed.   
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Fig.1 (a), schematic of device 
structure measured in this work. 
Fig.1 (b), schematic of the 
interdigital electrodes
Fig.1 (c), SEM image of the size 
controlled SiNCs 
Fig.2 (a), Ids-Vds modulated by 
various  Vg  from -10 V to 40 V, 
measured at room temperature and 
the inset is I-V characteristics of 
Al/n
+-Si/Al structure 
Fig.2 (b), channel length dependence 
of Ids for devices with and without SOI 
Ohmic contact layer 
Fig.3 (a), V
1/2 dependence of   
conductance with various temperatures 
at Vg = 40 V 
Fig.3 (b), temperature dependence of   
the conductance obtained from Fig.3 (a)   
by extrapolating conductance to Vds = 0   
for region (A) and (B) 
Fig.4 (a) temperature 
dependence of mobility   
obtained at Vds = 2 V and (b) 
V1/2ds dependence of mobility 
at room temperature 